期刊文献+
任意字段
题名或关键词
题名
关键词
摘要
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息
共找到1篇文章
< 1 >
每页显示 20 50 100
已选0条
引用分析
参考文献
引证文献
 统计分析
检索结果
已选文献
显示方式：
HARLD:A RISC-V Based Tightly Coupled Heterogeneous Computing Architecture for Low-Density Parity Check Decoding 认领 引用
1
作者 Bing Wang Zi-Rui Ma +6 位作者 Hai-Bin Wu Fu-Lin Zhang Yue Wang Zhi-Hua Fan Wen-Ming Li Xiao-Chun Ye Dong-Rui Fan 《Journal of Computer Science & Technology》 SCIE EI CSCD 2026年第2期774-790,共17页
Low-density parity check(LDPC)decoding is an efficient error correction method in communication systems,especially in 5G networks,which require high performance and low latency;while common general-purpose architectur... Low-density parity check(LDPC)decoding is an efficient error correction method in communication systems,especially in 5G networks,which require high performance and low latency;while common general-purpose architectures cannot meet the requirements.There has been some research on accelerating LDPC decoding,but the current methods still suffer from limitations in performance,flexibility,and communication cost.In this paper,we propose HARLD(Heterogeneous Architecture of RISC-V for LDPC Decoding),a tightly coupled heterogeneous computing architecture based on extended RISC-V for LDPC decoding,consisting of a CPU and a processing array.Compared with a loosely coupled System-on-Chip(SoC)-bus baseline,the tightly coupled design improves throughput by up to 32.4%and reduces average latency by up to 24.7%across evaluated configurations,while also enhancing resource and energy efficiency:processing element utilization up to 93.5%,instruction RAM utilization increased by up to 4.8x,and energy efficiency improved by up to 24.8%.At the system level,area and power are reduced by 17.6%and 10.2%,respectively,versus the loosely coupled design. 展开更多
关键词 tightly coupled heterogeneous computing architecture low-density parity check(LDPC)decoding RISC-V extension
暂未订购 下载PDF
已选0条
引用分析
参考文献
引证文献
 统计分析
检索结果
已选文献
上一页 1 下一页 到第 页
在线咨询 使用帮助 返回顶部 意见反馈