期刊文献+
任意字段
题名或关键词
题名
关键词
摘要
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息
共找到510篇文章
< 1 2 … 26 >
每页显示 20 50 100
已选0条
引用分析
参考文献
引证文献
 统计分析
检索结果
已选文献
显示方式：
GPU-Based Non-Binary LDPC Decoder with Weighted Bit-Reliability Based Algorithm 认领 引用 被引量：2
1
作者 Zhanxian Liu Rongke Liu Ling Zhao 《China Communications》 SCIE CSCD 2020年第5期78-88,共11页
In this paper, we present a graphics processing unit(GPU)-based implementation of a weighted bit-reliability based(w BRB) decoder for non-binary LDPC(NB-LDPC) codes. To achieve coalesced memory accesses, an efficient ... In this paper, we present a graphics processing unit(GPU)-based implementation of a weighted bit-reliability based(w BRB) decoder for non-binary LDPC(NB-LDPC) codes. To achieve coalesced memory accesses, an efficient data structure for the w BRB algorithm is proposed. Based on the Single-Instruction Multiple-Threads(SIMT) programming model, a novel mapping strategy with high intra-frame parallelism is presented to improve the latency and throughput performance. Moreover, by using Single-Instruction Multiple-Data(SIMD) intrinsics, four 8-bit message elements are packed into a 32-bit unit and simultaneously processed. Experimental results show that the proposed w BRB decoder provides good tradeoff between error performance and throughput for the codes with relatively large column degrees or high rates. 展开更多
关键词 non-binary LDPC bit-reliability GPU SIMT SIMD
暂未订购 下载PDF
Open-set blind recognition of non-binary LDPC codes 认领 引用
2
作者 Ming Jiang Dongrui Huan +1 位作者 Shiqiu Liu Junhui Zhao 《Digital Communications and Networks》 SCIE EI CSCD 2026年第5期836-844,共9页
Blind encoder recognition methods have drawn much research interest in recent years,as they can play an important role in non-cooperative scenarios.This paper proposes an open-set blind recognition method for nonbinar... Blind encoder recognition methods have drawn much research interest in recent years,as they can play an important role in non-cooperative scenarios.This paper proposes an open-set blind recognition method for nonbinary Low-Density Parity-Check(LDPC)codes with high performance.We derive the principle of obtaining a non-binary Parity-Check Matrix(PCM)from the received signal and further apply the Gauss-Jordan Column Elimination(GJCE)over GF(q).An iterative process involving GJCE,LDPC decoding,and PCM sparsification is applied in our proposed method.The proposed symbol-level blind recognition is shown to perform much better than the bit-level one.Experimental results demonstrate that our proposed method can completely reconstruct the PCMs at a bit error rate of 0.4%for the moderate-length non-binary LDPC codes. 展开更多
关键词 Blind recognition Symbol-level Open-set Non-binary LDPC codes
暂未订购 下载PDF
Computation-Efficient Decoding of LDPC Codes for High-Speed Space Laser Communications 认领 引用
3
作者 Hu Zhuojun Chen Zhao +1 位作者 Kuang Linling Yin Liuguo 《China Communications》 SCIE EI CSCD 2025年第12期108-123,共16页
Space laser communication(SLC)is an emerging technology to support high-throughput data transmissions in space networks.In this paper,to guarantee the reliability of high-speed SLC links,we aim at practical implementa... Space laser communication(SLC)is an emerging technology to support high-throughput data transmissions in space networks.In this paper,to guarantee the reliability of high-speed SLC links,we aim at practical implementation of low-density paritycheck(LDPC)decoding under resource-restricted space platforms.Particularly,due to the supply restriction and cost issues of high-speed on-board devices such as analog-to-digital converters(ADCs),the input of LDPC decoding will be usually constrained by hard-decision channel output.To tackle this challenge,density-evolution-based theoretical analysis is firstly performed to identify the cause of performance degradation in the conventional binaryinitialized iterative decoding(BIID)algorithm.Then,a computation-efficient decoding algorithm named multiary-initialized iterative decoding with early termination(MIID-ET)is proposed,which improves the error-correcting performance and computation efficiency by using a reliability-based initialization method and a threshold-based decoding termination rule.Finally,numerical simulations are conducted on example codes of rates 7/8 and 1/2 to evaluate the performance of different LDPC decoding algorithms,where the proposed MIID-ET outperforms the BIID with a coding gain of 0.38 dB and variable node calculation saving of 37%.With this advantage,the proposed MIID-ET can notably reduce LDPC decoder’s hardware implementation complexity under the same bit error rate performance,which successfully doubles the total throughput to 10 Gbps on a single-chip FPGA. 展开更多
关键词 computation-efficient decoding highspeed decoders LDPC codes LLR initialization space laser communications
暂未订购 下载PDF
Real-Time Implementation for Reduced-Complexity LDPC Decoder in Satellite Communication 认领 引用 被引量：4
4
作者 WANG Yongqing LIU Donglei +1 位作者 SUN Lida WU Siliang 《China Communications》 SCIE CSCD 2014年第12期94-104,共11页
In this paper,it has proposed a realtime implementation of low-density paritycheck(LDPC)decoder with less complexity used for satellite communication on FPGA platform.By adopting a(2048.4096)irregular quasi-cyclic(QC)... In this paper,it has proposed a realtime implementation of low-density paritycheck(LDPC)decoder with less complexity used for satellite communication on FPGA platform.By adopting a(2048.4096)irregular quasi-cyclic(QC)LDPC code,the proposed partly parallel decoding structure balances the complexity between the check node unit(CNU)and the variable node unit(VNU)based on min-sum(MS)algorithm,thereby achieving less Slice resources and superior clock performance.Moreover,as a lookup table(LUT)is utilized in this paper to search the node message stored in timeshare memory unit,it is simple to reuse and save large amount of storage resources.The implementation results on Xilinx FPGA chip illustrate that,compared with conventional structure,the proposed scheme can achieve at last 28.6%and 8%cost reduction in RAM and Slice respectively.The clock frequency is also increased to 280 MHz without decoding performance deterioration and convergence speed reduction. 展开更多
关键词 quasi—cyclic code LDPC decoder m in-sum algorithm partial parallel structure lookup table
暂未订购 下载PDF
An FPGA-based LDPC decoder with optimized scale factor of NMS decoding algorithm 认领 引用
5
作者 LI Jinming ZHAGN Pingping +1 位作者 WANG Lanzhu WANG Guodong 《Journal of Measurement Science and Instrumentation》 CAS CSCD 2022年第4期398-406,共9页
Considering that the hardware implementation of the normalized minimum sum(NMS)decoding algorithm for low-density parity-check(LDPC)code is difficult due to the uncertainty of scale factor,an NMS decoding algorithm wi... Considering that the hardware implementation of the normalized minimum sum(NMS)decoding algorithm for low-density parity-check(LDPC)code is difficult due to the uncertainty of scale factor,an NMS decoding algorithm with variable scale factor is proposed for the near-earth space LDPC codes(8177,7154)in the consultative committee for space data systems(CCSDS)standard.The shift characteristics of field programmable gate array(FPGA)is used to optimize the quantization data of check nodes,and finally the function of LDPC decoder is realized.The simulation and experimental results show that the designed FPGA-based LDPC decoder adopts the scaling factor in the NMS decoding algorithm to improve the decoding performance,simplify the hardware structure,accelerate the convergence speed and improve the error correction ability. 展开更多
关键词 LDPC code NMS decoding algorithm variable scale factor quantization
暂未订购 下载PDF
Modified Benes network architecture for WiMAX LDPC decoder 认领 引用 被引量：1
6
作者 徐勐 吴建辉 张萌 《Journal of Southeast University(English Edition)》 EI CAS 2011年第2期140-143,共4页
A modified Benes network is proposed to be used as an optimal shuffle network in worldwide interoperability for microwave access （WiMAX） low density parity check （LDPC） decoders, When the size of the input is not ... A modified Benes network is proposed to be used as an optimal shuffle network in worldwide interoperability for microwave access （WiMAX） low density parity check （LDPC） decoders, When the size of the input is not a power of two, the modified Benes network can achieve the most optimal performance. This modified Benes network is non-blocking and can perform any sorts of permutations, so it can support 19 modes specified in the WiMAX system. Furthermore, an efficient algorithm to generate the control signals for all the 2 × 2 switches in this network is derived, which can reduce the hardware complexity and overall latency of the modified Benes network. Synthesis results show that the proposed control signal generator can save 25.4% chip area and the overall network latency can be reduced by 36. 2%. 展开更多
关键词 worldwide interoperability for microwave access（WiMAX） quasi-cycle low density parity check （QC-LDPC） LDPC decoder Benes network
暂未订购 下载PDF
Lowering the Error Floor of ADMM Penalized Decoder for LDPC Codes 认领 引用 被引量：1
7
作者 Jiao Xiaopeng Mu Jianjun 《China Communications》 SCIE CSCD 2016年第8期127-135,共9页
Decoding by alternating direction method of multipliers(ADMM) is a promising linear programming decoder for low-density parity-check(LDPC) codes. In this paper, we propose a two-step scheme to lower the error floor of... Decoding by alternating direction method of multipliers(ADMM) is a promising linear programming decoder for low-density parity-check(LDPC) codes. In this paper, we propose a two-step scheme to lower the error floor of LDPC codes with ADMM penalized decoder.For the undetected errors that cannot be avoided at the decoder side, we modify the code structure slightly to eliminate low-weight code words. For the detected errors induced by small error-prone structures, we propose a post-processing method for the ADMM penalized decoder. Simulation results show that the error floor can be reduced significantly over three illustrated LDPC codes by the proposed two-step scheme. 展开更多
关键词 LDPC codes linear programming decoding alternating direction method of multipliers(ADMM) error floor
暂未订购 下载PDF
基于改进平衡优化算法的LDPC多参数译码算法 认领 引用
8
作者 李聪颖 李光浩 +1 位作者 陈雯雯 胡旻威 《华中科技大学学报（自然科学版）》 EI CAS CSCD 北大核心 2026年第3期117-123,共7页
为了优化低密度奇偶校验(LDPC)译码参数,提出了一种基于改进平衡优化算法(EO)的多参数联合优化LDPC译码框架,命名为改进EO优化-多参数译码算法(IEO-MPDA).该框架通过结合分层归一化最小和算法(LNMSA)与分层偏移最小和算法(LOMSA),将参... 为了优化低密度奇偶校验(LDPC)译码参数,提出了一种基于改进平衡优化算法(EO)的多参数联合优化LDPC译码框架,命名为改进EO优化-多参数译码算法(IEO-MPDA).该框架通过结合分层归一化最小和算法(LNMSA)与分层偏移最小和算法(LOMSA),将参数搜索空间从一维扩展至二维,从而提高了参数优化的自由度.此外,通过引入自适应停滞检测机制、动态指数加权平衡池构建、精英个体交叉变异操作及拉丁超立方初始化方法,有效克服了传统EO算法在解决译码参数优化问题时易陷入局部最优的问题.仿真结果表明:IEO-MPDA的译码性能在不增加译码复杂度的前提下较现有传统方法优约0.2 dB. 展开更多
关键词 LDPC译码 分层归一化最小和算法 分层偏移最小和算法 元启发式算法 改进EO优化-多参数译码
暂未订购 下载PDF
神经网络辅助的非二进制量子LDPC码置信传播译码研究 认领 引用
9
作者 张千辉 樊继豪 《南京理工大学学报》 CAS CSCD 北大核心 2026年第2期220-229,共10页
置信传播(BP)算法在量子低密度奇偶校验(LDPC)码译码问题上取得了许多进展。该文针对非二进制条件下的量子短环和错误简并问题,提出了一种新的基于递归神经网络的置信传播(RNBP)译码方案。具体的,在损失函数部分,RNBP将适用于经典错误... 置信传播(BP)算法在量子低密度奇偶校验(LDPC)码译码问题上取得了许多进展。该文针对非二进制条件下的量子短环和错误简并问题,提出了一种新的基于递归神经网络的置信传播(RNBP)译码方案。具体的,在损失函数部分,RNBP将适用于经典错误模式的交叉熵损失与适用于量子错误模式的逻辑损失相结合,并为这个损失函数设置了一个超参数,以便更好地完成这项多目标任务。仿真结果表明,RNBP译码方案缓解了量子短环问题,以较高的概率检测出简并错误。在该文测试的标准CSS形式的量子码上,RNBP方案译码效果优于传统BP,将逻辑错误率从10-2抑制到10-3与10-4之间。该文的RNBP方案还考虑了非对称信道译码,性能同样优于传统BP。在XZZX形式的扭曲量子码上,将传统BP所能达到的逻辑错误率从10-2抑制到10-3左右。 展开更多
关键词 量子LDPC码 神经网络译码 量子简并 非对称信道
暂未订购 下载PDF
面向6G的高效率QC-LDPC码设计 认领 引用
10
作者 李立广 徐俊 +1 位作者 许进 陈梦竹 《移动通信》 2026年第5期19-27,共9页
在各类无线移动通信中,QC-LDPC(Quasi-Cyclic Low-Density Parity-Check)码被广泛用作数据信道的前向纠错编码方案。由于其结构规则且易于实现高并行译码,QC-LDPC码特别适用于高数据速率传输。然而,6G通信要求超高的数据速率与超高的能... 在各类无线移动通信中,QC-LDPC(Quasi-Cyclic Low-Density Parity-Check)码被广泛用作数据信道的前向纠错编码方案。由于其结构规则且易于实现高并行译码,QC-LDPC码特别适用于高数据速率传输。然而,6G通信要求超高的数据速率与超高的能效,而现有5G LDPC码存在译码收敛速度较慢问题,从而导致其译码的计算复杂度高并且功耗较大。因此,提出一种面向6G的高效率QC-LDPC码设计。通过减少LDPC译码的奇偶校验矩阵的边数并且提升迭代译码的收敛速度,所提出的方案能够在保持译码性能的同时降低LDPC译码的计算复杂度,从而可以在性能与复杂度之间实现最佳平衡。 展开更多
关键词 6G QC-LDPC 快速收敛译码 边消除
暂未订购 下载PDF
面向OCC系统的QC-LDPC编译码算法设计与实现 认领 引用
11
作者 闫晓明 石迪 +2 位作者 籍风磊 王铭阳 王勇 《吉林大学学报（信息科学版）》 CAS 2026年第4期749-755,共7页
针对可见光信道中的干扰较强,且现阶段OCC(Optical Camera Communication)系统的编码技术纠错性能不足,造成OCC系统可靠性降低的问题,提出了一种面向OCC系统的QC-LDPC(Quasi-Cyclic Low Density Parity Check Code)编译码算法。根据OCC... 针对可见光信道中的干扰较强,且现阶段OCC(Optical Camera Communication)系统的编码技术纠错性能不足,造成OCC系统可靠性降低的问题,提出了一种面向OCC系统的QC-LDPC(Quasi-Cyclic Low Density Parity Check Code)编译码算法。根据OCC系统的结构特点以及信道链路特性,确定具有结构化设计和低复杂度译码特性的QC-LDPC码作为纠错码型,采用快速编码算法减小编码过程的运算复杂度;结合归一化最小和算法和分层译码算法的各自特点提出了一种改进的L-MS(Layer-Min Sum)译码算法。OCC系统实验平台测试结果表明,在室内环境通信场景下,OCC系统的误码率为3.16×10-6,通信速率为2850.4 bit/s;在室外环境通信场景下,OCC系统的误码率为9.07×10-6,通信速率为2797.9 bit/s,在保证低误码率的同时,兼顾了数据的传输速率。 展开更多
关键词 可见光相机通信 编译码 LDPC码 现场可编程门阵列 帧结构
暂未订购 下载PDF
面向6G高可靠通信的增强型Transformer LDPC译码方法 认领 引用
12
作者 刘希 袁晓威 +2 位作者 徐晓林 夏斌 魏岳军 《移动通信》 2026年第5期67-74,89,共8页
针对6G超高可靠通信中LDPC(Low-Density Parity-Check)译码算法在有限迭代下易受误差平层限制的问题,提出一种增强型Transformer译码训练框架。该框架在保持前向译码结构与基线模型一致的前提下,通过高信噪比未校正样本采集、重要性采... 针对6G超高可靠通信中LDPC(Low-Density Parity-Check)译码算法在有限迭代下易受误差平层限制的问题,提出一种增强型Transformer译码训练框架。该框架在保持前向译码结构与基线模型一致的前提下,通过高信噪比未校正样本采集、重要性采样增强、分块渐进式微调及动态权重共享机制,显著提升了译码器对稀有错误模式的学习能力。仿真结果表明,在BPSK(Binary Phase Shift Keying)调制与AWGN(Additive White Gaussian Noise)信道条件下,针对短码LDPC(121,60)与长码LDPC(4096,2048),所提增强模型相比OMS(Offset Min-Sum)算法在BER(Bit Error Rate)为10-4时分别获得约0.65 dB和0.12 dB的性能增益,并有效改善了误差平层区域的下降趋势,为6G高可靠编码传输提供了一种具有工程潜力的智能优化方案。 展开更多
关键词 6G超高可靠通信 LDPC 误差平层 Transformer解码 神经网络解码
暂未订购 下载PDF
RIS辅助的SC-LDPC乘积码中继协作码的构造与交替译码研究 认领 引用
13
作者 杨晨 张顺外 《无线电工程》 2026年第4期574-581,共8页
针对基于可重构智能表面(Reconfigurable Intelligent Surface,RIS)辅助的空间耦合低密度奇偶校验(Spatially-Coupled Low Density Parity Check,SC-LDPC)乘积码中继协作展开研究。信源节点通过SC-LDPC乘积码对信息矩阵行编码,并通过中... 针对基于可重构智能表面(Reconfigurable Intelligent Surface,RIS)辅助的空间耦合低密度奇偶校验(Spatially-Coupled Low Density Parity Check,SC-LDPC)乘积码中继协作展开研究。信源节点通过SC-LDPC乘积码对信息矩阵行编码,并通过中继节点对信息矩阵列编码;为进一步提升编码增益,采用基于复制与掩码(Replication and Masking,R&M)代数构造方法对SC-LDPC码的校验矩阵消环设计。该方法通过系统性地消除校验矩阵中的短环结构,显著提升了码字的围长,降低了误码平层。目的节点对接收的2路信号进行SC-LDPC乘积码行译码与列译码的交替译码,通过在行与列2个维度之间实时交换软信息,使译码器可以更及时地识别并纠正潜在错误,有效提升了迭代收敛速度与译码可靠性。仿真结果表明,基于R&M代数构造的SC-LDPC乘积码相较于一般SC-LDPC乘积码具有更优性能;列译码和行译码的信息交互也有助于提高译码效率,降低误码率(Bit Error Rate,BER)。 展开更多
关键词 可重构智能表面 空间耦合低密度奇偶校验 乘积码 校验矩阵 编码中继协作 交替迭代译码
暂未订购 下载PDF
Construction of LDPC Codes for the Layered Decoding Algorithm 认领 引用 被引量：4
14
作者 Wang Da Dong Mingke +2 位作者 Chen Chen Jin Ye Xiang Haige 《China Communications》 SCIE CSCD 2012年第7期99-107,共9页
Abstract： The layered decoding algorithm has been widely used in the implementation of Low Density Parity Check （LDPC） decoders, due to its high convergence speed. However, the pipeline operation of the layered dec... Abstract： The layered decoding algorithm has been widely used in the implementation of Low Density Parity Check （LDPC） decoders, due to its high convergence speed. However, the pipeline operation of the layered decoder may introduce memory access conflicts, which heavily deteriorates the decoder throughput. To essentially deal with the issue of memory access conflicts, 展开更多
关键词 LDPC codes construction algorithm PEG algorithm layered decoding algorithm memory access conflicts
暂未订购 下载PDF
Weighted symbol-flipping decoding algorithm for nonbinary LDPC codes with flipping patterns 认领 引用 被引量：4
15
作者 Bing Liu Jun Gao +1 位作者 Wei Tao Gaoqi Dou 《Journal of Systems Engineering and Electronics》 SCIE EI CSCD 2011年第5期848-855,共8页
A novel low-complexity weighted symbol-flipping algorithm with flipping patterns to decode nonbinary low-density parity-check codes is proposed. The proposed decoding procedure updates the hard-decision received symbo... A novel low-complexity weighted symbol-flipping algorithm with flipping patterns to decode nonbinary low-density parity-check codes is proposed. The proposed decoding procedure updates the hard-decision received symbol vector iteratively in search of a valid codeword in the symbol vector space. Only one symbol is flipped in each iteration, and symbol flipping function, which is employed as the symbol flipping metric, combines the number of failed checks and the reliabilities of the received bits and calculated symbols. A scheme to avoid infinite loops and select one symbol to flip in high order Galois field search is also proposed. The design of flipping pattern＇s order and depth, which is dependent of the computational requirement and error performance, is also proposed and exemplified. Simulation results show that the algorithm achieves an appealing tradeoff between performance and computational requirement over relatively low Galois field for short to medium code length. 展开更多
关键词 nonbinary low-density parity-check （LDPC） codes quasi-cyclic symbol-flipping （SF） decoding.
暂未订购 下载PDF
High Hardware Utilization and Low Memory Block Requirement Decoding of QC-LDPC Codes 认领 引用 被引量：1
16
作者 ZHAO Ling LIU Rongke +1 位作者 HOU Yi ZHANG Xiaolin 《Chinese Journal of Aeronautics》 SCIE EI CAS CSCD 2012年第5期747-756,共10页
This paper presents a simple yet effective decoding for general quasi-cyclic low-density parity-check （QC-LDPC） codes, which not only achieves high hardware utility efficiency （HUE）, but also brings about great me... This paper presents a simple yet effective decoding for general quasi-cyclic low-density parity-check （QC-LDPC） codes, which not only achieves high hardware utility efficiency （HUE）, but also brings about great memory block reduction without any performance degradation. The main idea is to split the check matrix into several row blocks, then to perform the improved mes- sage passing computations sequentially block by block. As the decoding algorithm improves, the sequential tie between the two-phase computations is broken, so that the two-phase computations can be overlapped which bring in high HUE. Two over- lapping schemes are also presented, each of which suits a different situation. In addition, an efficient memory arrangement scheme is proposed to reduce the great memory block requirement of the LDPC decoder. As an example, for the 0.4 rate LDPC code selected from Chinese Digital TV Terrestrial Broadcasting （DTTB）, our decoding saves over 80% memory blocks com- pared with the conventional decoding, and the decoder achieves 0.97 HUE. Finally, the 0.4 rate LDPC decoder is implemented on an FPGA device EP2S30 （speed grade -5）. Using 8 row processing units, the decoder can achieve a maximum net throughput of 28.5 Mbps at 20 iterations. 展开更多
关键词 wireless communication channel coding low-density parity-check （LDPC） codes decoding hardware utility effi-ciency overlapping
暂未订购 下载PDF
Research on encoding and decoding of non-binary polar codes over GF(2m) 认领 引用 被引量：1
17
作者 Shufeng Li Mingyu Cai +2 位作者 Robert Edwards Yao Sun Libiao Jin 《Digital Communications and Networks》 SCIE CSCD 2022年第3期359-372,共14页
Binary Polar Codes (BPCs) have advantages of high-efficiency and capacity-achieving but suffer from large latency due to the Successive-Cancellation List (SCL) decoding. Non-Binary Polar Codes (NBPCs) have been invest... Binary Polar Codes (BPCs) have advantages of high-efficiency and capacity-achieving but suffer from large latency due to the Successive-Cancellation List (SCL) decoding. Non-Binary Polar Codes (NBPCs) have been investigated to obtain the performance gains and reduce latency under the implementation of parallel architectures for multi-bit decoding. However, most of the existing works only focus on the Reed-Solomon matrix-based NBPCs and the probability domain-based non-binary polar decoding, which lack flexible structure and have a large computation amount in the decoding process, while little attention has been paid to general non-binary kernel-based NBPCs and Log-Likelihood Ratio (LLR) based decoding methods. In this paper, we consider a scheme of NBPCs with a general structure over GF(2m). Specifically, we pursue a detailed Monte-Carlo simulation implementation to determine the construction for proposed NBPCs. For non-binary polar decoding, an SCL decoding based on LLRs is proposed for NBPCs, which can be implemented with non-binary kernels of arbitrary size. Moreover, we propose a Perfect Polarization-Based SCL (PPB-SCL) algorithm based on LLRs to reduce decoding complexity by deriving a new update function of path metric for NBPCs and eliminating the path splitting process at perfect polarized (i.e., highly reliable) positions. Simulation results show that the bit error rate of the proposed NBPCs significantly outperforms that of BPCs. In addition, the proposed PPB-SCL decoding obtains about a 40% complexity reduction of SCL decoding for NBPCs. 展开更多
关键词 Non-binary polar code Log-likelihood ratio Successive-cancellation list Perfect polarization based-SCL Decoding complexity
暂未订购 下载PDF
VARIABLE NON-UNIFORM QUANTIZED BELIEF PROPAGATION ALGORITHM FOR LDPC DECODING 认领 引用 被引量：2
18
作者 Liu Binbin Bai Dong Mei Shunliang 《Journal of Electronics(China)》 2008年第4期539-543,共5页
Non-uniform quantization for messages in Low-Density Parity-Check(LDPC)decoding canreduce implementation complexity and mitigate performance loss.But the distribution of messagesvaries in the iterative decoding.This l... Non-uniform quantization for messages in Low-Density Parity-Check(LDPC)decoding canreduce implementation complexity and mitigate performance loss.But the distribution of messagesvaries in the iterative decoding.This letter proposes a variable non-uniform quantized Belief Propaga-tion(BP)algorithm.The BP decoding is analyzed by density evolution with Gaussian approximation.Since the probability density of messages can be well approximated by Gaussian distribution,by theunbiased estimation of variance,the distribution of messages can be tracked during the iteration.Thusthe non-uniform quantization scheme can be optimized to minimize the distortion.Simulation resultsshow that the variable non-uniform quantization scheme can achieve better error rate performance andfaster decoding convergence than the conventional non-uniform quantization and uniform quantizationschemes. 展开更多
关键词 Low-Density Parity-Check （LDPC） codes Iterative decoding Belief Propagation （BP） Non-uniform quantization
暂未订购 下载PDF
Joint Iterative Decoding for Network-Coding-Based Multisource LDPC-Coded Cooperative MIMO 认领 引用 被引量：1
19
作者 张顺外 仰枫帆 唐蕾 《Transactions of Nanjing University of Aeronautics and Astronautics》 EI 2014年第4期420-430,共11页
A network-coding-based multisource LDPC-coded cooperative MIMO scheme is proposed,where multiple sources transmit their messages to the destination with the assistance from a single relay.The relay cooperates with mul... A network-coding-based multisource LDPC-coded cooperative MIMO scheme is proposed,where multiple sources transmit their messages to the destination with the assistance from a single relay.The relay cooperates with multiple sources simultaneously via network-coding.It avoids the issues of imperfect frequencyiming synchronization and large transmission delay which may be introduced by frequency-division multiple access(FDMA)/code-division multiple access(CDMA)and time-division multiple access(TDMA)manners.The proposed joint″Min-Sum″iterative decoding is effectively carried out in the destination.Such a decoding algorithm agrees with the introduced equivalent joint Tanner graph which can be used to fully characterize LDPC codes employed by the sources and relay.Theoretical analysis and numerical simulation show that the proposed scheme with joint iterative decoding can achieve significant cooperation diversity gain.Furthermore,for the relay,compared with the cascade scheme,the proposed scheme has much lower complexity of LDPC-encoding and is easier to be implemented in the hardware with similar bit error rate(BER)performance. 展开更多
关键词 cooperative MIMO network coding LDPC codes equivalent joint Tanner graph joint iterative decoding
暂未订购 下载PDF
AN ITERATIVE RELIABILITY-BASED DECODING FOR LDPC CODED MODULATION SYSTEM 认领 引用
20
作者 Huang Ping Zhao Chunming Jiang Ming 《Journal of Electronics(China)》 2008年第3期289-293,共5页
In this paper, A Belief Propagation concatenated Orderd-Statistic Decoder (BP-OSD) based on accumulated Log-Likelihood Ratio (LLR) is proposed for medium and short lengths Low Density Parity-Check (LDPC) codes coded B... In this paper, A Belief Propagation concatenated Orderd-Statistic Decoder (BP-OSD) based on accumulated Log-Likelihood Ratio (LLR) is proposed for medium and short lengths Low Density Parity-Check (LDPC) codes coded Bit-Interleaved Coded Modulation (BICM) systems. The accumulated soft output values delivered by every BP iteration are used as reliability values of Soft-Input Soft-Output OSD (SISO-OSD) decoder and the soft output of SISO-OSD is used as a priori probabilities of the demodulator for the next iteration. Simulation results show that this improved algorithm achieves noticeable performance gain with only modest increase in computation complexity. 展开更多
关键词 Low-Density Parity-Check （LDPC） codes Bit-Interleaved Coded Modulation （BICM） Belief Propagation （BP） Soft-Input Soft-Output Ordered Statistics Decoding （SISO-OSD） Log- Likelihood Ratio （LLR）
暂未订购 下载PDF
已选0条
引用分析
参考文献
引证文献
 统计分析
检索结果
已选文献
上一页 1 2 … 26 下一页 到第 页
在线咨询 使用帮助 返回顶部 意见反馈